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normal mode is achieved by enabling all groups simultaneously. Figure 1 illustrates an implementation for
a two-clock control of the FFs in the circuit. In the
$1 ($2) test mode, only the clock to the first (second)
group of FFs is enabled, therefore only the selected
group of F:Fs can change their state. This scheme can
be generalized to more than two clocks by splitting the
system clock in the test mode into more than two lines.

In previous studies clock control has been inserted
after design to improve the testability of a sequential
circuit. In this paper we propose a two-clock control
scheme that is included as a part of the logic synthesis of a finite state machine (fsm). The scheme has
low area overhead and competes well with scan methods in its ability to initialize and observe circuit states.
The states of the machine are assigned a pair of binary
values using a novel split coding system. The purpose
of the encoding is to ease navigation between any pair
of states using a combination of normal and test-mode
transitions. W e require a Hamiltonian cycle to exist in
the state transition graph. Our investigation of the f s m
benchmark shows that either such a cycle already exists
or can be created with the insertion of a small number
of transition edges. W e also present synthesis results
to show that the area penalty is small.
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I

Clock

Figure 1. Clock control implementation.

1 Introduction
In this paper we consider improving the testability of
a synchronous finite state machine (fsm) by clock control. In practice, fsm’s appear in stand-alone controller
circuits or as parts of data path-controller circuits. In
the latter case, the data path usually has good controllability and observability and is easier to test than the
controller. For example, the architecture level test generator of Lee and Pate1 [7]could generate tests for the
data-path faults in less than onethird as much time as
tests for the controller faults. Further, their tests for
the data-path faults had significantly higher fault coverage. This motivates us to consider synthesis-based
techniques to improve the testability of fsm circuits.

If the original circuit is viewed as a fsm the test
modes provide extra state transitions absent in the
original machine, potentially simplifying navigation between states. This is illustrated in Figure 2 for the state
transition graph of a modulo-8 counter where the leftmost bit is controlled by 41 and the other two bits are
controlled by &. New transitions added by clock control are shown by appropriately labeled dotted edges
and occur anytime a normal transition causes a change
in both grouips of bits, e.g. from state 011 to 100. Significantly, the new transitions originate by the restriction
of the normal (functionall) transitions to enabled clock
groups, henice they do not involve extra logic.
As is evident from Figure 1, the area overhead in
implementing clock control is quite small with the pri-

The basic idea of clock control is to divide FFs in

mary contribution coming from test-mode pin(s) and

the circuit so that the clock input of FFs in each group
could be enabled independently in a test mode. The

the steering logic shown. in the figure. Unlike scan,
there is no requirement for global signal routing. Fur-
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Table 1. Split Coding Example
Index
0
1

Figure 2. Binary counter state transitions.

1
1

Code Word
(0,O)

1.3

(1.1)

observability comparable t o that by scan.
Due to space limitations, all proofs are omitted from
this paper but are presented in [9].

thermore, because the extra logic does not appear in
the functional logic, there is no time penalty.
The implementation in Figure 1has negligible delay
penalty but may not be readily acceptable to designers
because it requires modification to the clock distribution logic. A logically equivalent implementation that
avoids this problem but may add some area and delay
costs is possible by adding a 2-input mux at the input
of each FF. Under a clock-enable control the mux can
either steer the current value of the FF or a new value
from the data input. The clock-enable line is then used
to group the FFs for two-clock control. With modern
synthesis methods, the area and time penalties due to
the mux can be minimized by considering it as part of
the functional logic before optimization.
The original approach to clock control [l]suggested
static grouping of the FFs for n-clock control and outlined a multi-dimensional extension of the time-framebased algorithm for test generation. The approach has
since been extended in several different ways by us and
others. Cycles and long paths in the state-transition
graph can cause excessive search in a time-frame based
test generator [3], hence we suggested a FF grouping
scheme to reduce the number of cycles and the path
lengths in each partition [4]. More recently, the clockcontrol idea has been extended to include dynamic
grouping of FFs [2], delay testing [6], and control of
difficult-to-reach states in test generation [5, lo].
In all of the previous works, clock control is added as
a post-design step to a given circuit to improve its controllability. (This is also true of scan methods; unlike
scan, clock control invariably requires analyzing the
topology or the function of the circuit.) Some methods
also required the use of multiple clocks. The purpose
of the present work is to incorporate testability in an
earlier step in the design of a fsm to suggest a state
assignment which results in a design that is easy to
control and observe. After state assignment, standard
synthesis tools can be used to optimize the circuit implementation. Remarkably, we show that with just two
clocks it is possible to achieve state controllability and

2

Split Coding System

Let [n] denote the set (0, ...)n - 1). The coding
N : [n] + [m]x [2k]is inductively defined as follows:
(1) N(O) = ( a 0 , P o ) = (010)
(2) If N ( j ) = (a31 P 3 ) l then
N ( j 1) = (aj 1mod m,

+

+

Pj

+

mod 2k)

~ O J

Since N ( j + m . 2k) = N ( j ) for all j , the index set of
N is defined as {0,1,. . .,m . 2k - 1).
Notation: Arithmetic operations (plus, minus) on the
index set and on the first and second components will
be modulo m . 2 k , modulo m, and modulo 2 k , respectively, except when mentioned otherwise.
Notation: An arbitrary code word will be denoted by
(a,b) or (@,W.
Definition: The difleerence between N ( i ) and N ( j )
will be denoted as A ( N ( j ) N
, ( i ) ) ,and given by j - i .
Example 1: The 12 distinct code words of the split
code for m = 3 and k = 2 is shown in Table 2. Normally, successive code words differ in both the first
and second values. The exception occurs whenever
N ( j - 1) = (a,b) and 2a 2 2 k . Then, the next code
only changes in the first value.

3

Basic Properties

We state without proof several properties of the coding system introduced above.
PI The code mapping N : [m. 2'1

+ [m]x 2'1

is a

bijection, i.e. one-to-one and onto.

P2 If N ( i ) = (ailpi) and N ( j ) = ( a j , p j ) =
(ai,pj),then j = i
m . (pi - &). That is the
difference A ( N ( j ) N
, ( i ) )= j - i = ma (pi - pj)

+

P3 N ( i ) = (ai,,&)
and N ( j ) = ( a j , & ) = (ai +
1,pi), then A ( N ( j ) ,N ( i ) ) =
, j - i = m .2"* + 1.
In particular, when ai 2 k, the difference is 1.
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Definition:
A sequence of code words
N(io),N ( i l ) ,. . . ,N ( i p )
is
monotonic
if
A ( N ( i j + l ) , N ( i j ) )5 m . 2 k , where the summation is not modulo m 2 k .
Example 2: In the example code shown in Table 2,
the sequence N(5), N(9), N(O),N ( 2 ) is monotonic but
the sequence N ( 5 ) ,N(O),N(9) is not monotonic.
Of particular interest to us are the monotonic sequences in which the successive code words can be
reached by a single move as defined below.
Definition: Let N ( j ) = ( a j , P j ) for all j in [m . 2".
Then the three single moves from an arbitrary state
N ( j ) are:

E;=,'

.

Figure!3. Normal and test mode transitions.

(a) When both clocks are ON, the circuit makes the
normal transitions in the HC:
N ( 0 ) -+ N(1) -+ N(2:)4 .. .N ( p - 1) + N ( 0 ) .

(1) x-G-move: b j , P j ) -+ ( a j + l , P j ) ,
(2) y-move: ( q , P j ) -+ ( a j , P j + l ) ,and
(3) xy-move: ( a j ,P j ) 4 (&j+l, Pjt-1).

+

Lemma 1 Consider a sequence S of m 1 codewords
built from m single moves with the following restriction: each move is either an x-move or an xy-move.
Then S is monotonic.
Corollary There exists a monotonic sequence built
from m single moves between two codewords that differ
only in the second component.
Theorem 1 For any two code words N ( i ) and N ( j ) ,
there exists a monotonic sequence from N ( i ) to N ( j )
requiring at most 2m - 1 single moves.

4

(c) If only $2 is ON the transitions are as follows:
for 0 5 :i < P - 1, N ( j ) = b j , P j ) 4 4 2 (Qj,Pj+l)
and N(P - 1) = ( a p - - l , P p - 1 ) +q52 ( a p - 1 , Po).
Example 3: Consider a,modulo-50 counter for which a
transition from state 0 to 49 requires 49 clock cycles in
the normal mode. Now, assume the states are encoded
by a split code with m = k = 4. Suppose we want
t o go from state N ( 0 ) = (0,O) = (00 0000) t o state
N(49) = (1,5) = (01 0101). This can be accomplished
in 5 clock cycles as follows:
(090) --$ I:1,1>
-+61 (271) -+ (375) -+q51(0,5) -+q51(1,5)
where, the arrows without a subscript denote normal
transitions. The transition sequence, being monotonic,
does not step out of the machine (functional) states.
The example illustrates the ease with which twoclock control allows navigation between states. In cases
in which the number of states (p) is smaller than the
number of code words ( m . 2 & ) ,Theorem 1 cannot be
applied directly and we must ensure that the machine
does not reach an unassigned code-word state in the
test mode. The following theorem states a bound on
the length of a navigation sequence in which only functional states are reached.
Theorem 2 (Control1at)ility Theorem): Let N ( T )and
N ( s ) be coldes of any two distinct states in a transition
graph with1 a Hamiltonian cycle. Using two-clock control, without leaving the states of the cycle, it is possible
t o go from N ( T )to N ( s ) in no more than 2m - 1 steps
if T > s and in no more than 4m - 1 steps if T < s.
Example 4: For the modulo-50 counter, m = 4, hence
the bounds of the theorem are 7 and 15, respectively.
Selection of Split-Code Parameters: Since the
bounds for the length of the transition chain is pro-

Application to Two-Clock Testability

In this section we show how the split coding system
can be employed effectively t o solve the state control
and observation problems for finite state machines.

4.1 Encoding for Enhanced Control
We adopt a two level encoding scheme for circuit
states. First, encode the states of the fsm by split
codes, (a,b), and use two clocks $1 and $2 to control
the FFs of a and b, respectively. Next, assign optimal
binary codes to the two parts using available schemes.
We assume the state-transition graph of the circuit
has a Hamiltonian Cycle (HC). Let SO,
Sl ,. . . ,
denote successive states of the HC. Select split codes such
that p 5 m . 2 k . Encode successive states with successive split-codes, i.e., Si by N ( c i) for 0 5 i 5 p - 1,
where c is any constant. Hereafter, without loss of generality, we will only consider the mapping where c = 0.
Navigating Between States: For navigating between the states of the fsm we can exploit the freedom
of setting both or either clock to ON. These can be
summarized, Figure 3, as follows:

+
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in the subsequence b[O], . . .,b[k - a - 11 the first 1-bit
occurs at b[i] and in the subsequence b[k-a], ...,b[k- 11
the first
- 1-bit occurs at bb]. Then /3 = $[k - a 11...b[i+ l]b[i] ...b[O]b[k - 11. . .$[j l]b[j] .. .b[k -a],
provided that the transition does not involve S,-l +

Table 2. Split-Code Parameters vs # of States

+

40

1000

10

so.

7

We use an additional output bit a to determine a ,

For the state (a,P),under the normal tran-

portional to m, the split-code with minimum m must
be used for encoding the states. If the total number
of states in HC is p then n = [logpl bits will be required. Parameters k and m must satisfy the conditions k 5 m 5 2n-k and p 5
2k. The optimum
parameters can be calculated by finding t such that
t - 1 2t-1 < n 5 t 2t. Then k = n - t and
m = r ~ / 2 ~ 1Split
.
code parameters are given in Table 2 for different numbers of states.

sition (in the Hamiltonian cycle) from this
state, the output a = 0 if a = 0, otherwise,
a = 1.
With the help of a two bit output, a and b, from k
successive normal transitions aobo, albl, . ..,ak-1 b k - 1 ,
the start state ( a ,p) can be determined by the method
described above and observing the fact that a = m - i
where ai = 0. This leads to the following result:
Theorem 3 (Observability Theorem) The initial state
of the machine can be identified by applying a sequence
of length 2m in the normal mode and observing the
outputs a and b.

ma

+

+

4.2 State Observation
For observing the state of the machine, we add two
extra Mealy-type binary outputs. Consider first the
simpler problem of initial state identification in which
the first component of the code word is known to be
zero, i.e., the state to be observed is encoded with a
code word N ( i ) = ( 0 , p ) . firther, assume p[k 11. . .p[l]p[O]represents the binary state assignment for
,f3. We add a binary output b to the circuit and define
its value as follows:

5

We have analyzed the MCNC benchmark circuits to
determine which of the state graphs contain Hamiltonian cycles. We have also determined a sufficient number of edges that must be inserted into the state graph
to enable a HC for those circuits that do not initially
admit such a cycle.
We obtained our results via a program that implemented an enumerative algorithm for finding Hamiltonian circuits in a directed graph [8]. For those state
graphs that did not contain Hamiltonian cycles, we
modified the program to provide feedback allowing us
to incrementally insert appropriate edges until a HC
existed. The existence of a HC in the modified graph
was subsequently verified.
As illustrated in Table 3, nearly one-third (16 of
53) of the circuits in the MCNC benchmark set contain Hamiltonian cycles. Another 15 of the circuits
will contain a HC if only one (well-selected) edge is inserted into the circuit. A summary of the number of
edges necessary for a circuit to have at least one HC is
given in Table 3. Note that the results given for those
circuits requiring insertion of more than one edge are
sufficient but may not be minimal.
A comparison of the circuit areas required for four
circuits synthesized using our clock control model, using no design-for-testability (DFT) method, and synthesized for full-scan are shown in Table 4. The synthesis results were obtained using SIS [ll]and have been
normalized with respect to the no-DFT case.

For the state (a,p), under the normal transition (in the Hamiltonian cycle) from this
state, the output b = a-th bit of p.
Now, by observing output b for k successive normal
transitions, b[O], b[l], . .. ,b[k - 11,-where bb] is the first
1-bit, it can be verified that ,f3 = b[k-1]6[k-2]. ..6b+
l]b[j]b[j - 13 .. .b[O], provided that the transition does
not involve Sp-l + SO.
Example 5: In the modulo-50 counter encoding with
m = k = 4, consider the output from four normal
transitions starting with N(24) = (00,1010):
(0,p)

=

(00,101oJ
(11,QOOl)

Results

4 (01,1011) 4 (10,1101) A

s (00,1001)

The underlined bit of /3 in each case represents the ath bit that is produced as the b output (shown above
the right arrow in each case). It can be seen that the
first two output bits match the rightmost bits of the
initial /J and the next two bits of the output are the
complement of the corresponding bits of the initial p.
Now, in the general case, when the start state is
(a,p) for any a we can deduce as follows: Suppose
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test mode. Another possiblity is to cover all the states
with a single cycle that is not necessarily Hamiltonian.
We also p h to develop a test generation algorithm
that can exploit the enhanced testability due to clock
control.

Table 3. Summary of edge-insertion results.
# Edges
Inserted

#

Circuits

0

1

2

3

4

5

6

>13

16

15

5

6

6

1

1

3

Total
53
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Table 4. Comparison of synthesized circuits.
#
Circuit

States

Normalized Area
No-DFT 1 Scan I Clock

References
[l] V. D. Agrawal, S. C. Seth, and J. S. Deogun. Design for testability and test generation with two clocks.
Proc. 4th Int?. Symp. on VLSI Design, pages 112-117,
January 1991.
[2] S. Baeg,and W. A. Rogers. Hybrid design for testability combining scan and clock line control and method
for test generation. Proc. Int?. Test Conf., pages 340349, 1994.
[3] K. T. Cheng and V D. Agrawal. A partial scan
method for circuits with feedback. IEEE Trans. Computers, C-39:544-548, April 1990.
[4] K. L. Ednspahr, S. C . Seth, and V. D. Agrawal. Clock
partitioning for testability. Proc. 3rd IEEE Great
Lakes Symp. on VLSI Design, pages 42-46, March
1993.
[5] K. L. Einspahr, S. C . Seth, and V. D. Agrawal. Improving circuit testability by clock control. Proc. 6th
IEEE Great Lakes Syinp. on VLSI Design, pages 288293, March 1996.

The synthesis results for the clock-control method
were performed using state assignments obtained from
the split-coding model and using the ordering of states
that provided a HC through the states. Many possible
encodings are possible due to the possible existence of
more than one HC, to using different starting states
in the HC, or to using different contiguous groups of p
code words. Future investigation will explore the many
possible encodings for logic optimization. In Table 4,
one circuit, s510, contained an initial HC and required
no additional edges while only one edge was added to
the other three circuits tested (lion9, s208, and s420).
In all cases the area necessary for the clock control
circuits was less than that of the full scan circuit.

6

[SI W.-C. Fang and S. K. Gupta. Clock grouping: A low
cost DFT methodology for delay testing. Proc. Design
Automation Conf., pages 94-99, 1994.
[7] J. Lee aind J. H. Patel. ARTEST: An architecture level
test generator for data path faults and control faults.
Proc. Int'l. Test Conj., pages 729-738, October 1991.
[8] S. Martello. An enumerative algorithm for finding
hamiltonian circuits in a directed graph. ACM Trans
Mathematical Software, 9:131-138, March 1983.
[9] S. K. Mehta, S. C. Seth, and K. L. Einspahr.
A new synthesis-for-testability scheme using twoclock control. Available from the authors or at

Conclusion

We have presented a state encoding technique that
improves the testability of the synthesized fsm circuit
through clock control. The current technique requires
that the states of the machine be connected in a single
cycle of transitions. Our results on benchmark circuits
show that such a cycle either already exists (for 30%
of the circuits) or can be created by the addition of
a small number of new transitions. The results also
show that the area penalty over non-DFT circuits is
small and compare favorably with scan realizations.
Furthermore, the number of clock cycles required to
initialize or observe a state in our scheme are comparable to those required in scan designs.
Our future work will evaluate other ways to extend
the method to machines that do not have a Hamiltonian cycle of normal transitions. One possibility is to
cover all the states with a ~ ifew cycles as possible and
use the cycle index as an additional parameter in the

http://cse. unl.edu/ "se~th/pubs/syn-test-2clk.html.
[lo] K. B. FLajan, D. E. Long, and M. Abramovici. Increasing testability by clock transformation (getting rid of
those darn states). Proc. 14th IEEE VLSI Test Symp.,
Apr/May 1996.
[ll] E. M. !Sentovich, K. -1. Singh, L. Lavagno, C. Moon,
R. Margai, A. S. Saldianha, H. Savoj, P. R. Stephan,
R. K. 13rayton, and A. Sangiovanni-Vincentelli. SIS:
A system for sequential circuit synthesis. Electronics Research Laboratory Report, Univ. of Calcjomia,
Berkeley, CA, No. UCB/ERL M92/41,May 1992.

283

